

NV5000 Universal Sync Generator

Operations Manual



Manual Part Number: MN5000-00

Printing History

*Model NV5000 Manual, Edition 1
Printed in the U.S.A.*

Copyright

*NVision, Incorporated
October, 1992.*

All Rights Reserved

No part of this manual may be reproduced in any form by photostat, microfilm, xerography, or any other means, or incorporated into any information retrieval system, electronic or mechanical, without the written permission of NVISION, Inc.

Notice

The information contained in this Operations Manual is subject to change without notice or obligation.

Please Note:

***As of November 1st, 1997
our area code changes to
530***

NVISION

125 Crown Point Court
Grass Valley, CA 95945
Telephone: (530) 265-1000
Fax: (530) 265-1021

Warranty Statement

NVISION, Inc. warrants that the equipment it manufactures shall be free from defects in materials and workmanship for a period of two (2), optionally extendable to five (5), years from the date of shipment from the factory. If equipment fails due to such defects, NVISION, Inc. shall, at its option, repair or provide a replacement for the defective part or product.

Equipment that fails after the warranty period, has been operated outside its ratings or has been subjected to abuse or modification, shall be repaired for time and material charges at the Buyer's expense. All out-of-warranty repairs are warranted for a period of ninety (90) days from the date of shipment from the factory.

NVISION, Inc. makes no other warranties, expressed or implied, of merchantability, fitness for a particular purpose, or otherwise. NVISION liability for any cause, including breach of contract, breach of warranty, or negligence, with respect to products sold by it, is limited to repair or replacement by NVISION, at its sole direction. This remedy is exclusive.

In no event shall NVISION be liable for any incidental or consequential damages, including loss of profits.

Effective January 1, 1994

Company Address

NVISION, Inc.
PO Box 1658
Nevada City, CA 95959

Shipping Address:
443-D Crown Point Circle
Grass Valley, CA 95945

Tel. (916) 265-1000

Fax. (916) 265-1010

TABLE OF CONTENTS

1. INTRODUCTION1-1

1.1 MANUAL DESCRIPTION 1-1

2. SYSTEM DESCRIPTION2-1

2.1 OVERVIEW2-1

2.2 FEATURES2-2

2.3 SYSTEM DESCRIPTION2-3

2.4 SYSTEM COMPONENTS2-5

2.5 SYSTEM CONFIGURATION EXAMPLES2-5

2.6 APPLICATIONS2-6

2.7 SYSTEM SPECIFICATIONS2-9

2.8 SYSTEM OPTIONS2-10

2.9 SUMMARY2-11

3. SYSTEM INSTALLATION3-1

3.1 SYSTEM INSTALLATION3-1

3.2 SYSTEM INTERFACING3-2

4. MAINTENANCE AND TROUBLESHOOTING4-1

5. FRAME AND POWER SUPPLY5-1

5.1 FRAME FR5001-005-1

5.2 POWER SUPPLY PS4001-005-5

6. TECHNICAL DESCRIPTION6-1

6.1 PRODUCT DESCRIPTION6-1

6.2 SCHEMATICS6-5

APPENDICES

A TIME BASE ACCURACY REQUIREMENTS FOR VARIOUS STANDARDS AND
SYSTEMSA-1

GLOSSARYG-1

INDEXI-1

CHAPTER 1: INTRODUCTION

1.1 MANUAL DESCRIPTION

This manual describes the function and operation of the NVISION NV5000 Universal Sync Generator (NV5000). System configurations, operations, and interface procedures for a variety of applications are covered.

The NV5000 manual is divided into six (6) chapters as follows:

Chapter 1, "Introduction", summarizes the manual.

Chapter 2, "System Description", describes system function, specifications, composition, and configuration for a number of different applications. Principles of operation and procedures for set up and interconnection of the NV5000 with other systems are described. Illustrations are included as needed.

Chapter 3, "Installation", describes the various procedures required to install the NV5000 and cabling of the input and output signals and data streams.

Chapter 4, "Maintenance and Troubleshooting", provides maintenance guidelines and a step-by-step method of diagnosing any difficulties you may encounter with the NV5000.


Chapter 5, "Frame and Power Supply", provides a detailed technical description of the Frame (FR5001-00) and Power Supply (PS4001-00).

Chapter 6, "Technical Description", provides a general technical description of the NV5000. Schematics and component location drawings are included.

"Glossary", includes definitions of all technical terms used in this manual.

"Index", provides a thorough guide to all subjects within the NV5000 Operations Manual.

CHAPTER 2: SYSTEM DESCRIPTION



2.1 OVERVIEW

The NV5000 generates NTSC, PAL, and digital audio synchronization signals locked to a common reference frequency. NTSC 75% color bars or blackburst, PAL 100% color bars or blackburst, 48 kHz AES and SDIF-2 word clock, 44.1 kHz AES and SDIF-2 word clock and 44.056 kHz AES and SDIF-2 word clock are all generated from a single time base. This virtually guarantees that all video and audio equipment in a facility can be synchronized, eliminating the pops and clicks associated with sample slips due to unlocked digital audio sample rates. It provides for direct digital audio dubs between NTSC and PAL referenced VTRs and DTVRs as well as video locked audio mixers and RDATs.

The NV5000 can lock to a 5 MHz atomic reference, an NTSC video input or a PAL video input. When no input is present, it utilizes an ultra-stable ovenized crystal oscillator for its master time base. A 5 MHz output is provided for locking external devices to the internal ovenized oscillator.

The NV5000 is intended to function as the master time base reference for the plant. Subsequent downstream generators are intended to lock to the NV5000 as their master frequency reference and then utilize their own internal gen-lock capabilities to fine tune the timing at each video or audio equipment node.

The NV5000 is designed to be installed and operated with minimal effort. The input and output connections are all made with industry standard BNC and XLR type connectors. The product, once installed should operate continuously with minimal operator intervention.

2.2 FEATURES

The NV5000 generates both PAL and NTSC videos simultaneously and locked to the same time base. The internal time base can be locked to either an NTSC video input, a PAL video input or a 5 MHz rubidium or cesium beam reference. If no input reference is used, an internal ovenized oscillator provides the common time base. Generating the PAL and NTSC signals locked to the same reference insures that digital audio sample rates generated by equipment locked to video will be frequency locked. This prevents the annoying and undesirable clicks caused by dropped frames of digital audio when sample rates are not identical. Each video signal type has 4 independent outputs. These outputs are front panel selectable between bars or burst. PAL bars are 100% modulated and NTSC bars are 75% modulated.

The internal 5 MHz signal is also provided as an output for locking additional external devices to the master time base. The stability of the internal oscillator is 0.25 ppm. This is in excess of almost any requirement for either NTSC or PAL sub-carrier frequency or AES/EBU synchronization.

AES/EBU digital audio synchronization signals are also generated. Effective sample rates of 48 kHz, 44.1 kHz and 44.056 kHz are provided. Each output is capable of being independently configured as digital silence or tone. The tone may further be configured as being either 1 kHz or 500 Hz and Full Scale digital level or -20 dB referred to full scale.

The 44.056 generator actually provides a 999Hz or 499.5 Hz tone.

Also, 2 outputs of each digital audio sample rate are available in the SDIF-2 word clock format.

All connections are made with BNCs except the AES signals which use Male XLRs. All connections are located at the rear of the frame. All signal format selections are made at the front of the frame with clearly marked, illuminated switches.

Front panel indication is also provided for input reference type and lock status.

The NV5000 requires 1 rack unit of space and less than 25 watts of power. The Frame and Power Supply are UL listed.

2.3 SYSTEM DESCRIPTION

The green power LED on the front panel is on as long as the power supply is operational and the line cord is plugged in. There is no ON/OFF switch. The NV5000 is designed to run continuously after installation and power plug connection.

If an external input is present, either the Video Reference LED or the Atomic Reference LED will be illuminated depending upon what type of input is applied. Atomic inputs should be 5 MHz sine or square waves with a 50 ohm source impedance. Sine waves may have a signal level of 1 volt rms or larger and square waves may have logic levels ranging from 1 Volt peak to peak to full CMOS levels. Video should be a standard 1 Volt peak to peak signal. A built in 75 ohm termination is integrated into the electronics. Determination of PAL or NTSC video format is made automatically. Once the input reference has been acquired by an internal phase locked loop circuit, the output signal time base will be stable and accurate to the specifications of the external input. The fact that the input loop has acquired lock is indicated by the steady state of the green LED labeled Lock. During acquisition, it is possible for the green lock LED to blink on and off until lock is acquired. Input reference signals should be accurate to ± 5 ppm.

If no external reference is applied, the internal ovenized oscillator is used as the master time base. The green Free Run LED will be illuminated and the two external reference LEDs and the lock LED discussed above will be off. The internal ovenized oscillator requires 10 to 20 minutes to reach thermal equilibrium and the stated stability of ± 0.25 ppm.

The two video outputs are generated from the common reference clock. The subcarrier frequency is digitally synthesized with 32 bit resolution to guarantee exceptional frequency accuracy for either NTSC or PAL operation. Each video output is digitally generated, converted to analog, and then lowpass filtered before being buffered by 4 individual output amplifiers. 4 outputs of each video type provide ample fanout. Individual amplifiers preserve channel isolation for long runs with many distributed loads. All outputs are voltage mode with a 75 ohm source impedance.

The video output may be selected as either bars or black burst for each video type. For NTSC, the bars are 75% modulated, for PAL the bars are 100% modulated. Selection between bars or black burst is made on the front panel with shadow switches. The green LED indicates bars and the yellow LED indicates black burst. One switch each is provided and labeled for NTSC and PAL.

Each AES/EBU digital audio output is actually a bi-phase serial data stream running 64 times the nominal audio sample rate. For example, if the sample rate is 48 kHz, the nominal data rate is 3.072 Mb/s. The content of each serial data stream is controlled by three shadow switches. The first switch is labeled TONE. If the green LED is on, a tone is generated, if off, digital silence is generated. The second switch selects a nominal frequency of either 1.0 kHz or 500 Hz. The green LED is 1.0 kHz and the yellow 500 Hz. The third switch controls the amplitude. The green LED indicates that the output is full scale digital, FS, the yellow LED indicates that the output is 20 dB below full scale, -20 dBFS. The switch function is identical for all three output rates of 48 kHz, 44.1 kHz or 44.056 kHz. One AES/EBU output is provided in accordance with the AES/EBU specifications for each audio sample frequency.

The SDIF-2 word clocks are TTL level square waves capable of driving 75 ohms. These are generated continuously and without options.

The NV5000 system is designed to "plug and play". There are no jumpers or set up option switches required for operation.

2.4 SYSTEM COMPONENTS

The NV5000 is a single rack unit frame that is entirely self contained. There are no user-serviceable parts in the unit, short of potential software upgrades. Each NV5000 consists of 4 pieces; an FR5001-00 frame, a PS4001-00 power supply, an EM5000 main board assembly, and an EM0028-00 Interconnect Panel. This assembly should be removed by qualified service personnel only.

2.5 SYSTEM CONFIGURATION EXAMPLES

The NV5000 internal time base can be configured for 4 different modes of operation.

- 1 **FREE RUN:** No reference input is applied. The unit will stabilize to ± 0.25 ppm within 10 to 20 minutes. The green FREE RUN LED will be illuminated.
- 2 **ATOMIC:** Either a 5 MHz cesium beam referred output or a 5 MHz rubidium referred output is applied to the ATOMIC input on the rear of the frame. The NV5000 will lock to this master clock. The green ATOMIC REF. LED will be illuminated and the green LOCK LED will stop flashing once lock is obtained.
- 3 **NTSC:** NTSC video is applied to the VIDEO input on the rear of the frame. The NV5000 will lock to this master clock. The green VIDEO REF. LED will be illuminated and the green LOCK LED will stop flashing once lock is obtained.
- 4 **PAL:** is applied to the VIDEO input on the rear of the frame. The NV5000 will lock to this master clock. The green VIDEO REF. LED will be illuminated and the green LOCK LED will stop flashing once lock is obtained.

The NV5000 will automatically differentiate between PAL or NTSC video input formats.

2.6 APPLICATIONS



The NV5000 is used whenever it is required to synchronize the digital audio sample rates of equipment which derive their time base information from a video source. In particular, the NV5000 makes it possible to perform direct digital dubs between PAL, NTSC, RDAT, and other pieces of digital audio equipment.

Figure 2.6.1 shows two DVTRs, one PAL the other NTSC, locked to their respective video references from the NV5000. The AES signals can now be directly connected between the two machines resulting in a click free digital audio dub at a 48 kHz sample rate.

Any piece of audio equipment which locks to video and runs at a 48 kHz sample rate, can now be use used in an integrated plant environment.

Figure 2.6.2 shows an NV5000 time base reference and an NV3512 asynchronous AES switch used to in tandem to provide access to and from any digital audio signal source or destination in an integrated plant environment. All equipment derives its synchronization signal from the NV5000 as either video, AES, or SDIF-2 format inputs.

Figure 2.6.3 shows an NV5000, an NV3512 synchronous AES switch and an NV4448 used as a core for total synchronous plant integration. The NV4448 is a sample rate converter which can be used to convert unlocked audio signals to the 48 kHz master rate in an asynchronous mode or it can also convert synchronously to 48 kHz from 44.1 kHz or 32 kHz sample rates which are referenced to either the PAL or NTSC video timing signals. The NV5000 provides the most cost effective solution for synchronous plant integration.






Figure 2.6.3
Total Synchronous Plant Integration

2.7 SYSTEM SPECIFICATIONS

NV5000 INPUT SIGNALS:

The atomic input reference signal may be a rubidium or cesium beam oscillator operating at 5.0 MHz. The stability should be at least ± 1 ppm. The internal circuitry is capable of locking to the signal within a ± 5 ppm range. The signal is expected to be a 1 Volt RMS sine wave into 50 ohms, resistive. A CMOS or TTL or 1 Volt peak to peak square wave should also work with negligible impact. The interconnect is a BNC.

Video input reference inputs should be stable to ± 1 ppm as well. The input capture range is ± 5 ppm which should be within the specifications of most all video test signal generators. The video level should be 1 volt peak to peak terminated into 75 ohms. This termination is built into the product. The input processing circuitry can automatically differentiate between PAL and NTSC formats. The interconnect is a BNC.

In free running mode, the internal oversized oscillator will stabilize to ± 0.25 ppm within 10 to 20 minutes. At the rear of the frame, a 5 MHz output is provided for synchronizing external devices to the NV5000. It is a TTL output, source terminated with 50 ohms. This provides a typical 1.7 Volt peak to peak square wave signal into a 50 ohm load.

NV5000 OUTPUT SIGNALS:

NTSC video is provided on 4 BNC connectors. The video outputs are independently driven and source terminated with 75 ohms. They provide a 1 volt peak to peak video signal into 75 ohms. All outputs may be selected, as a block, to be either black burst, or 75% color bars.

PAL video is provided on 4 BNC connectors. The video outputs are independently driven and source terminated with 75 ohms. They provide a 1 volt peak to peak video signal into 75 ohms. All outputs may be selected, as a block, to be either black burst, or 100% color bars.

Three AES/EBU data streams are provided simultaneously at 44.056 kHz, 44.1 kHz and 48 kHz sample rates. Each output is provided at the rear of the frame using XLR connectors. Each output is transformer coupled and provides a source impedance of 110 ohms and an output level of 5 Volts as per the AES/EBU specification.

Each AES data stream can be configured as either digital quiet or tone. The tone may be selected as either 1 kHz or 500 Hz at an amplitude of either Full Scale Digital or -20 dB with respect to Full Scale Digital. The 44.056 generator actually provides a 999Hz or 499.5Hz tone.

Six SDIF-2 word clock signals are also available, 2 at each frequency. They are TTL logic level signals capable of driving 75 ohm loads. The interconnect is made at the rear of the frame with BNC connectors.

The 5 MHz output is provided on a BNC connector with a 50 ohm source termination. It can drive a 1.7 volt peak to peak square wave into a 50 ohm load. If an external 5 MHz atomic reference is used, this output will be a buffered, hard limited version of the reference input. If a video reference is used, there will not be a 5 MHz output. If an external reference is not used the output will be a buffered version of the ovenized oscillator output. For models of the NV5000 without the internal ovenized oscillator, there will not be a 5 MHz output in any external reference configuration.

The NV5000 requires 1 rack unit of space and consumes less than 25 watts.

2.8 SYSTEM OPTIONS

The NV5000 family consists of 3 models. The model type affects video output and free run stability only. All three models below offer all three audio outputs.

The SG5500 provides both PAL and NTSC outputs as well as ± 0.25 ppm stability in the free run mode.

The SG5200 provides an NTSC video output only. The free run stability is ± 10 ppm.

The SG5100 provides a PAL video output only. The free run stability is ± 10 ppm.

The SG5200 and SG5100 options DO NOT CONTAIN THE OVENIZED OSCILLATOR and do not provide a 5mHz output.

2.9 SUMMARY

The NV5000 Universal Sync Generator provides a complete integrated time base for PAL, NTSC, and Digital Audio reference signals. By generating all the above signals locked to a common reference, the NV5000 allows for complete integration of a digital audio/video plant. Direct digital transfers between video referenced material are now possible without the clicks or pops caused by dropped samples. The NV5000 can provide video directly to the destination machines, or it can feed an already existing NTSC or PAL video signal generator. The digital audio signals can then be distributed to audio equipment requiring an SDIF-2 or AES reference.

It provides 4 PAL and 4 NTSC video outputs as well as 1 AES/EBU data stream and 2 SDIF-2 word clocks for each of three sample rates, 48 kHz, 44.1 kHz and 44.056 kHz. It is capable of locking to an external video reference or an atomic standard clock. In the free run mode of operation, the long term stability is ± 0.25 ppm.

The NV5000 requires one rack unit of space and consumes less than 25 watts.

The Frame and Power Supply of the NV5000 are UL listed.

CHAPTER 3: SYSTEM INSTALLATION



3.1 SYSTEM INSTALLATION

The NV5000 is easily installed. It is shipped as a single rack mountable unit. All cards are installed and should be mechanically retained in the frame. Physical installation is accomplished by mounting the NV5000 unit into your existing rack.

Apply power to the rear of the frame with the line cord which is included in the shipment.

- All connections are on the back of the unit so, allow for backpanel access when the unit is installed.
- All operator controls are on the front panel.
- Air flow is from back to front in the NV5000. Air enters through the side panels and is expelled through the holes in the center of the front panel. Keep the front panel area clear at all times. This is necessary for switch access as well as for system cooling.

AES/EBU connections require industry standard three pin XLR connectors. The NV5000 generates only outputs on male pins.

SDIF-2 format word clocks require BNC connectors as do video inputs, outputs and atomic reference inputs. There is one BNC each for either an atomic or video input. There is one BNC output for the 5 MHz internal oscillator. There are 4 BNCs for each video output format, and 3 groups of 1 Male XLR with 2 BNCs for AES/EBU outputs and SDIF-2 word clock outputs.

Figure 3.1 shows the rear panel connections.

If the NV5000 fails to perform on power up, review Chapter 4: Maintenance and Troubleshooting.

3.2 SYSTEM INTERFACING

All NV5000 interconnections are made through industry standard connectors.

Reference inputs to the NV5000 should be made with a point to point cable only.

All video outputs of the NV5000 provide voltage mode outputs with source terminations of 75 ohms. The 5 MHz reference output is 50 ohms. The AES/EBU outputs are source terminated with 110 ohms and transformer coupled as per the AES/EBU specification. The SDIF outputs provide TTL Level into 75 ohm terminations.

The NV5000 outputs can be expanded with either conventional fanout DAs or with standard cable loop-thru techniques. If the output drivers are used in the loop-thru mode, usual care should be exercised with respect to transmission line techniques for distributed loads.

1 2 3 4




FIGURE 3.1

VISION®
DESIGN, MFG., CALIFORNIA

CONNECTOR CHANNEL
SYNC GENERATOR

REV. C DRAWING NO. NV5000


SCALE 1 TO 1 SHEET 1 OF 1

DATE	5/25	DATE	11/14/75
BY		BY	
CHKD		CHKD	
APP'D		APP'D	
USED ON	NOT APPY	USED ON	NOT APPY
FILE		FILE	
APPLICATION			

REVISIONS

REV	ECO	DATE	CHK	APP'D	BY

See drawing for dimensions and tolerances. All dimensions are in inches unless otherwise specified. All dimensions are to centerline unless otherwise specified. All dimensions are to be maintained in the final assembly.



CHAPTER 4: MAINTENANCE AND TROUBLESHOOTING

4.1 MAINTENANCE

The NV5000 requires very little maintenance.

Adjusting the Free Run Frequency:

The Free Run accuracy may require adjustment, particularly during the first year of operation. This process requires a non-metallic adjustment tool and a calibrated frequency counter. Connect the 5 MHz output of the NV5000 to the input of the frequency counter. Be sure that the NV5000 has been on for at least 20 minutes and that no external reference is applied. Insert the adjustment tool through the hole in the rear panel of the frame and adjust the oscillator until the desired frequency accuracy is achieved.

All crystal oscillators age. Since the NV5000 uses an ovenized oscillator, aging effects will be minimized by leaving the NV5000 powered on continuously. The adjustment range on the NV5000 should be sufficient to allow for up to 7 years of operation within the ± 0.25 ppm specification.

No other maintenance should be required.

4.2 TROUBLESHOOTING

There are very few serviceable parts inside the NV5000. The following procedure should help isolate the problem to a specific area of the board so that the factory can provide you with the fastest support.

CAUTION: THESE SERVICING INSTRUCTIONS ARE FOR USE BY QUALIFIED PERSONNEL ONLY. TO REDUCE THE RISK OF ELECTRIC SHOCK, DO NOT PERFORM ANY SERVICING OTHER THAN THAT CONTAINED IN THE OPERATING INSTRUCTIONS UNLESS YOU ARE QUALIFIED TO DO SO. REFER ALL SERVICING TO QUALIFIED SERVICE PERSONNEL.

1) No outputs on any connector:

Check that the green POWER LED is illuminated on the front panel of the NV5000. If not, verify that the line cord is plugged in, that the fuse is not blown, and that the Power Supply is selected for the proper line voltage input. The fuse is located in the line filter module which houses the receptacle for the power cord. The power supply jumper setting is described in the Power Supply section in the manual. If the green LED is still not on, the power supply has most likely failed. Consult the factory to arrange for a power supply exchange.

2) No output on a single connector:

For example, one of the two SDIF-2 word clocks is functional, the other is not.

The particular output driver has failed. Consult the factory to arrange for either replacement parts, or a card exchange.

3) No output on a common group of connectors.

For example, all 4 PAL outputs are not functional.

A common video generator part has failed. Consult the factory to arrange for either replacement parts, or a card exchange.

4) Input LOCK light blinks continuously:

Input loop circuitry cannot lock to input reference.

Verify that the input reference signal is present and that it is applied to the correct input BNC. Atomic references should be connected to the 50 ohm input and video references should be connected to the 75 ohm input.

Verify that the input reference signal has the correct signal levels. Atomic signals should be at least 1 Volt RMS. Video signals should be 1 Volt peak to peak when terminated.

Verify that the input signal is within ± 5 ppm of nominal frequency. For Atomic references, this should be ± 25 Hz at 5 MHz. For NTSC video, this should be ± 0.078 Hz at 15,734.265 Hz horizontal and for PAL video this should be ± 0.078 Hz at 15,625.0 Hz horizontal.

If the problem still exists, the input reference PLL has most likely failed. Consult the factory for repair or exchange support.

5) Destination Equipment appears un-locked:

This measurement will require the use of a very accurate frequency counter, a scientific calculator and some math. Since one cannot expect the counter output to be exactly calibrated, the only way to verify the locked state of the oscillators is to calculate the ideal ratios of the input reference or 5 MHz internal oscillator to the output oscillators.

This ratio is then multiplied by the measured value of the input reference or 5 MHz internal oscillator to calculate the expected output frequency for each of the output word clocks as well as the expected output video horizontal line rate.

The expected output can then be compared to the actual measured output and the error can be determined. If the error is within ± 1 ppm, (0.0001%), the loop can be considered to be locked.

As a step by step example:

- 1) Measure the frequency of the input reference signal, or the 5 MHz internal oscillator. If an input reference is not used, measure one of the SDIF word clocks and verify the other outputs relative to it.
- 2) Write this number down:
- 3) Measure each suspect SDIF-2 word clock or analog video output. Video horizontal or vertical frequency will need to be extracted from the composite video output.
- 4) Write these numbers down:
- 5) Calculate the error by first calculating the ratio of the measured frequencies at the SDIF and Video outputs to the measured reference frequency.

-
- 6) Ratio Measured = Number in step 4 / Number in Step 2
 - 7) The error = (Ratio Ideal - Ratio Measured)/(Ratio Ideal)
 - 8) Multiply the result from 7 by 1,000,000 to convert to ppm.
 - 9) The result from 8 should be less than ± 1 .

The ideal ratios are as follows:

NTSC Horizontal = $15,734.26574/5,000,000.0 = 0.003146853$

PAL Horizontal = $15,625.00/5,000,000.0 = 0.003125000$


48 kHz = $48,000.0/5,000,000.0 = 0.009600000$

44.1 kHz = $44,100.0/5,000,000.0 = 0.008820000$

44.056 kHz = $44,055.94406/5,000,000.0 = 0.008811189$

It should be noted that some pieces of older equipment were not designed correctly for generation of AES/EBU digital audio. Common mistakes include equipment which locks to video and produces 47.952 kHz or 44.056 kHz. Also, some lesser techniques for generating AES data used PLLs which drop pulses and then do not provide appropriate filtering to insure low levels of short term jitter. The NV5000 can not remedy these problems, should they occur. Fortunately, they are the exception, not the rule.

CHAPTER 5: FRAME AND POWER SUPPLY



5.1: FRAME

FR5001-00

CONTENTS:	5.1.1	GENERAL DESCRIPTION
	5.1.2	TECHNICAL INFORMATION

5.1.1 GENERAL DESCRIPTION

The NV5000 frame houses both a removable power supply and the NV5000 main assembly. The frame is rack mountable and one rack unit (RU) high. The front of the frame provides switches for selection of all user options as well as LED's for visual indication of current operational status.

The rear of the frame provides for connection of the analog video and digital audio signals with industry standard connectors; BNC's and XLR's.

The power cord is connected at the rear of the frame.

The FR5001-00 is UL Listed.

5.1.2 TECHNICAL INFORMATION

The basic frame includes the power interface and switch interconnect motherboard. This printed circuit board assembly provides raw, pre-regulated power from the power supply module to both the switch circuitry on this assembly and to the main printed circuit board assembly which plugs into the frame.

Power enters from the rear of the frame via the AC line cord. The input AC is filtered in the power entry, which is an integral part of the power supply module. The power entry module is fused (a spare fuse is included).

The power supply is installed from the rear of the frame. The line cord plugs into it and the power supply module plugs into the power interconnect motherboard mounted inside the frame.













CAUTION: THESE SERVICING INSTRUCTIONS ARE FOR USE BY QUALIFIED PERSONNEL ONLY. TO REDUCE THE RISK OF ELECTRIC SHOCK, DO NOT PERFORM ANY SERVICING OTHER THAN THAT CONTAINED IN THE OPERATING INSTRUCTIONS UNLESS YOU ARE QUALIFIED TO DO SO. REFER ALL SERVICING TO QUALIFIED SERVICE PERSONNEL.

A line voltage selection switch is provided on the supply module to choose between 110 VAC or 220 VAC operation.


The rear frame connectors and backpanel are an integral part of the main printed circuit assembly. Both the main assembly and the power supply module have locking mechanisms. These mechanisms can be unlocked with an Allen wrench (loosening the captive nut) if the module needs to be removed. Be sure to tighten these screws when replacing the modules.

Caution: *Be sure to remove the power cord before removing the supply.*

THIS SCHEMATIC DIAGRAM IS A REPRESENTATION OF THE ELECTRICAL CONNECTIONS BETWEEN THE FRONT PANEL MODULE AND THE UNIVERSAL SYNC GENERATOR. IT IS NOT A COMPLETE ELECTRICAL DRAWING AND DOES NOT SHOW ALL ELECTRICAL CONNECTIONS. THE FRONT PANEL MODULE IS A 16-PIN DIP PACKAGE. THE UNIVERSAL SYNC GENERATOR IS A 16-PIN DIP PACKAGE. THE CONNECTIONS ARE AS FOLLOWS:



NVISION, INC.			
SCHEMATIC DIAGRAM			
IN/5000			
UNIVERSAL SYNC GENERATOR			
FRONT PANEL MODULE			
DATE:	REV:	USER:	FILE:
10/10/82	B	TRW	EM0028-00
SHEET 1 OF 2			



INVISION, INC.
SCHEMATIC DIAGRAM
UNIVERSAL SYNC GENERATOR
FRONT PANEL MODULE
REV B
DATE 10/19/82
PART E80028-00
SHEET 2 OF 2

5.2: POWER SUPPLY

PS4001-00

CONTENTS:	5.2.1	GENERAL DESCRIPTION
	5.2.3	TECHNICAL INFORMATION

5.2.1 GENERAL DESCRIPTION

The Power Supply Module, PS4001-00, powers the NV5000 from the AC line at a nominal voltage of 115 VAC — 60 Hz or 230 VAC — 50 Hz. The power supply is designed to accept input voltages in the range of 88 VAC to 135 VAC, or 210 VAC to 270 VAC.

The PS4001-00 is UL Listed.

5.2.2 TECHNICAL INFORMATION

Refer to the end of this chapter for a full schematic of the power supply.

Power enters the system through the power entry module, J1. This module provides AC line filtering for both Radio Frequency Interference (RFI) and Electromagnetic Interference (EMI) as well as a 1.6 ampere fuse. This bi-directional filter attenuates noise on the power line and noise generated by the power supply to acceptable maximum limits set by the FCC and the VDE guidelines. A spare fuse, accessible at the rear of the frame, is included inside the power entry module.

The Line filter output is rectified by diodes D1 - D4 and filtered by capacitors C1 and C2. This provides raw DC at a high voltage.

Improper input source voltage will cause faulty operation and may damage the module. When the switch is in the 115 VAC position, the input circuit acts as a voltage doubler. The raw DC output is the sum of the positive and negative half-cycle peak voltages. When the jumper is in the 230 VAC position, the AC input is rectified by the full-bridge diode circuit. Both configurations produce the same nominal 230 VDC raw output voltage.

The power supply module incorporates several protective elements.

A grounded top cover shield as well as an insulated solder-sided shield prevent accidental human contact to high voltage DC or AC line inputs should the line cord remain attached to a supply

which is removed from the frame.

A common problem with off-the-line switching power supplies is a high peak in-rush current. This is due to the low impedance found at the power supply input. The power supply module of the NV5000 prevents this high peak in-rush current through the use of thermistor, RP1. The resistance-temperature characteristic of the thermistor is such that when the thermistor is cold, the high resistance of the device limits the current. As the capacitors start to charge, current flowing in the circuit warms the device, lowering the resistance and minimizing its effect on the circuit.

Lightning storms and nearby inductive switching can cause high voltage spikes on the AC lines. Metal oxide varistor (MOV) DV1 protects against AC line spikes. Transient Absorption Devices, D5 and D6, protect the raw DC output side of the supply against line spikes. These components serve to clamp the line voltages to safe levels during transient line voltage conditions.

The high voltage raw DC is fed into switching FET's Q100 and Q101. These FET's are configured in a half-bridge topology. This arrangement is popular for off-the-line switching power supplies. The DC voltage is then chopped at 40 kHz into a square wave. The square wave is subsequently fed into a step-down, primary-to-secondary, isolated transformer, T200. The turns ratios of the transformer set the output voltages on the secondary side of the transformer.

The secondary side of the transformer has two identical sets of windings which feed full-wave rectifiers D300 - D307. Both windings share a common ground. Regulation is improved by the use of Schottky diodes D300 - D303 to minimize voltage losses in the outputs.

The rectified output waveforms are filtered through the two-stage inductors, L300 - L304 and the capacitors, C309 - C318. This produces low voltage DC outputs at approximately ± 17 Volts and ± 7 Volts. Inductor L300 is a coupled inductor. The coupling of the output windings improves the load regulation, particularly at light loads.

The pulse width modulation (PWM) submodule, U100, tightly regulates the secondary outputs. A primary-side auxiliary winding on the transformer T1 monitors the flux and feeds back a relative voltage to U1. This voltage is then compared to a reference voltage. The pulse width modulated outputs of U100 are adjusted accordingly to regulate the output pulse

width of the drive signal applied to the switching FET's, Q100 and Q101.

A primary side boot-strap multivibrator circuit is used to start-up the power supply. This circuit is contained in the PWM submodule, U100. The multivibrator circuit provides pulses to FET Q102. This produces enough voltage to start the PWM and the power supply circuit.

After the power supply starts, an auxiliary winding in the main transformer T1 provides the necessary power to the PWM submodule, U100, to keep the power supply in operation.

Although the main board regulators have their own current limiters, the power supply also has its own current limiting function. This protects the system from fault conditions on-board where excessive current could be drawn from the primary.

Current transformer T200 is shown in the center of the power supply schematic. This transformer monitors the primary current and steps it down to a level where it can safely drive the PWM submodule, U1. When the current limit threshold is exceeded, a pulse-by-pulse shutdown is generated. Operation is restored immediately once the excessive current is minimized. Operation will resume via soft-start initiation just as if the supply had been powered up from a cold or dormant state.

3

4

1


DRAWING NO. PS4001-00
SH 1
SIZE B

THIS DRAWING WHEN INSTRUMENTED OUTSIDE OF N/VISION, INC. IS NOT TO BE USED FOR REPAIRS OR RECONSTRUCTION. IT IS THE PROPERTY OF N/VISION, INC. AND IS LOANED TO YOU FOR INFORMATION ONLY. IT IS NOT TO BE REPRODUCED OR COPIED IN ANY MANNER WITHOUT WRITTEN PERMISSION FROM N/VISION, INC.

REVISIONS

REV	ECO	DFTR	DATE	CHK	APVD	M/F

CAUTION:
HAZARDOUS VOLTAGES EXIST
IN THE PRIMARY CIRCUITRY



SW1
LINE VOLTAGE
SELECT SWITCH

N/VISION, INC.
NEVADA CITY, CALIFORNIA

COMPONENT LOCATION
NV5XXX/4448
ONE RACK UNIT
POWER SUPPLY

DRAWN	SJS	DATE	
ENGINEER		DATE	
CHECKED		DATE	
APPROVED		DATE	
PILOT RUN	PC0029	DATE	
USED ON	NEXT ASSY	DATE	
RELEASED		DATE	

SIZE B
DRAWING NO. PS4001-00
REV

1:1
SHEET 1 OF 1

4

3

2

1

CHAPTER 6: TECHNICAL DESCRIPTION

6.1 TECHNICAL DESCRIPTION

The NV5000 uses 5 phase-locked loops to generate all the necessary clock relationships required. The phase locked loops use software programmable frequency synthesizers to minimize the hardware requirements of the product. Video is generated by a VLSI chip, low pass filtered by a custom, passive, low pass filter and then individually buffered for output drive. Digital audio is programmed into EPROMS and an AES/EBU transmitter IC is used to create the appropriate output data stream. SDIF word clocks are generated out of the phase locked loop timing signals.

IC U35 is the microprocessor which controls the configuration of the phase locked loops as well as monitors the front panel switches. IC U33 is the EPROM which contains configuration data for the loops, the video VLSI chips and the code for the processor.

IC U791, a programmable gate array, provides the required decode logic for the microprocessor as well as other miscellaneous glue logic required on the board.

ICs U780 and U781 are buffers used to interface the front panel switch signals with the microprocessor. ICs U774 and U775 are used to store the sine wave selection information for each of the three AES/EBU outputs.

IC U766 is the video input reference buffer amplifier. Its output is processed by U761 to extract composite sync. Composite sync is filtered by U739 to extract horizontal and monitored by U739 to determine video input presence. U740 uses the vertical output of U761 to determine if the video input signal is 59.94 Hz NTSC or 50 Hz PAL.

Atomic Reference input amplifier U160 provides a 50 ohm input termination for the signal and a gain of 10. The buffered atomic input reference is fed to amplifier IC U737. IC U692 is used to determine if an atomic reference is present. IC U723 is the ovenized oscillator. IC U708 is a multiplexer which selects between the atomic or ovenized 5 MHz clock. U721 is a digital phase comparator. It is used for either video or atomic input signals. U710 is a multiplexer used to select which phase comparator is used. U722 is a programmable divider used to generate the feedback frequencies to the phase comparators, U721.

IC U668 is the loop filter for the 18.000 MHz phase locked loop. IC U639 is the 18.000 voltage controlled crystal oscillator, VCXO. Transistor Q665 is used to clamp the input voltage of the 18.000 MHz VCXO to a nominal frequency for the case that no reference or ovenized oscillator input is available. IC U637 provides the conversion from a sine wave to logic level square wave for the 18.000 MHz clock signal. U624 and U623 are used programmable dividers used to lock 27.000 and 6.144 MHz to the 18.000 MHz oscillator. U533 and U532 are the 27.000 MHz and 6.144 MHz loop filters. U598 is a 27.000 MHz VCXO and U527 is a 6.144 MHz VCXO. U517 and U518 are used to lock the 5.6448 MHz and 5.639 MHz oscillators to the master clock. U429 and U430 are the respective loop filters and U424 and U419 are the respective VCXOs.

U412 and U378 generate the NTSC and PAL video based on a 13.5 MHz pixel clock. U396 and U362 are low pass reconstruction filters used to anti-alias the video output which is generated at 27.000 MHz. U395 and U361 are buffer amplifiers used to isolate the output load of the passive lowpass filter and to provide a gain trim for insertion loss of the filter and inaccuracies in the video encoder ICs. U329 - U336 are video driver ICs. They operate at a gain of 2 and provide a source impedance of 75 ohms for the output video signals.

AES/EBU sine waves are generated with counters and tables in EPROM. For example, U272, U271, and U270 form the counter for the 48 kHz sine wave. PROM U268 contains the data and IC U269 is used to convert the data from parallel to serial form. The serial data is fed to IC U267 which is an AES/EBU transmitter IC. The reference designators are different but the topology is identical for the 44.056 and 44.1 kHz sine wave generators. AES outputs are transformer coupled through T163, T164, and T165. SDIF-2 word clocks are driven off the board by ICs U173, U174, and U176. These parts are capable of driving a TTL logic level into 75 ohms. The 5 MHz output reference is driven off the board by IC U161. It is source terminated with 50 ohms and will provide a 1.7 Volt signal into a 50 ohm load.

IC U790 is the serial prom used to configure the programmable gate array, U791. IC U796 is a power on reset chip used to initialize the gate array when power is applied to the NV5000.

ICs U81, U80 and U137 are ± 5 Volt regulator components. IC U131 is used to regulate ± 15 Volts. U72 and Q73 are used to generate an isolated +15 Volt supply for the ovenized oscillator.

6.2 SCHEMATICS

1. Component Locator
2. Block Diagram
3. Schematic


1

2

3

4


REVISIONS				
REV	ECO	DATE	CHK	APP'D
1		20APR11/08		
2				
3				
4				



nVision® BLOCK DIAGRAM	
PS4001 PWR SUPPLY	
ONE RACK UNIT	
REV	DATE
C	NV5000
SCALE	NONE
SHEET	1 OF 1

APPLICATION	DATE
USED ON	27FEB95
DESIGNED BY	CU
DESIGNED	
DESIGNED	
DESIGNED	
FILE NAME	

REVISIONS				
REV	ED	DATE	CHK	BY



REVISIONS				
REV	ED	DATE	CHK	BY

APPLICATION				
USED ON	EXT. APP	EXT. APP	EXT. APP	EXT. APP

FILE NAME				
FILE NAME	FILE NAME	FILE NAME	FILE NAME	FILE NAME

SCALE NONE				
SCALE NONE	SCALE NONE	SCALE NONE	SCALE NONE	SCALE NONE

SHEET 1 OF 1				
SHEET 1	SHEET 1	SHEET 1	SHEET 1	SHEET 1

NVision®
SAN JOSE, CALIFORNIA


**BLOCK DIAGRAM
UNIVERSAL SYNC GEN**

REV C
REVISED BY NV5500
REV

SCALE NONE
SHEET 1 OF 1


















NOTES: 1. THIS SCHEMATIC IS THE PROPERTY OF NVISION, INC. AND IS NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM NVISION, INC.

CODE EPROM



MECHANICAL PARTS LIST
 PCB
 BACK PANEL
 MSB001-00

VISION, INC.
 SCHEMATIC DIAGRAM
 UNIVERSAL SYNC. GENERATOR
 MAIN BOARD
 DATE: 1/21/84
 FILE: 000011
 SHEET 1 OF 10




NVISION, INC. 20000 87TH, C/O 1300000	SCHEMATIC DIAGRAM RV56000 UNIVERSAL SYNC. GENERATOR MAIN BOARD		REV	SHEET 2 OF 10
	SIZE B	QUANTITY 00	REV EMB6021-00	
QTY: ONE PARTIAL FILE: NO VENDOR DATE:	DATE: 11/1/86			


THIS SUBJECT WAS RECLASSIFIED SPONSOR WRITER, AND IS
 SUPPLIED TO THE PUBLIC BY THE NATIONAL ARCHIVES. THE
 INFORMATION CONTAINED HEREIN IS UNCLASSIFIED EXCEPT
 WHERE SHOWN OTHERWISE. DATE 04-11-2001 BY 60322
 FOR A LIST OF RECLASSIFICATION AND DECLASSIFICATION
 AUTHORITY, SEE THE NATIONAL ARCHIVES. THE NATIONAL ARCHIVES
 IS THE OFFICIAL SOURCE OF INFORMATION FOR THE NATIONAL ARCHIVES.
 -AND RECORDS, INC.

THIS SCHEMATIC AND ASSOCIATED PARTS LIST ARE THE PROPERTY OF NVISION, INC. AND ARE NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. NVISION, INC. 1990


DIVIDER DATA



AES SINE WAVE SELECTION



FRONT PANEL INTERFACE




FRONT PANEL
SIGNAL CONNECTOR

NVISION, INC.
SCHEMATIC DIAGRAM
UNIVERSAL SYNC. GENERATOR
MAIN BOARD


DATE: 8/20/82
DESIGN FILE: NISC
VERSION DATE:

SIZE: 8 1/2
PAGE: 10
REV: 1

THIS SCHEMATIC DIAGRAM IS A REPRESENTATION OF THE LOGIC DESIGN OF THE UNIVERSAL SYNC. GENERATOR. IT IS NOT A PHYSICAL LAYOUT. THE PHYSICAL LAYOUT OF THE BOARD IS DETERMINED BY THE BOARD MANUFACTURER. THE BOARD MANUFACTURER IS RESPONSIBLE FOR THE PHYSICAL LAYOUT OF THE BOARD.



NVISION, INC.
 SCHEMATIC DIAGRAM
 UNIVERSAL SYNC. GENERATOR
 MAIN BOARD
 DATE: 10/10/80
 REVISION: 1.00
 SHEET 5 OF 10

**INVISION, INC.**

SYNTHETIC DIAGRAM

WV5000



MAIN BOARD

EM502X-00

011000

THIS SCHEMATIC IS A REPRESENTATIVE SCHEMATIC, AND IS NOT A GUARANTEE OF PERFORMANCE. THE USER SHALL BE RESPONSIBLE FOR THE PROPER DESIGN AND CONSTRUCTION OF THE BOARD. THE BOARD IS NOT A GUARANTEE OF PERFORMANCE. THE USER SHALL BE RESPONSIBLE FOR THE PROPER DESIGN AND CONSTRUCTION OF THE BOARD.



PROGRAMMABLE DIVIDER





NVISION, INC.	
SCHEMATIC DIAGRAM	
UNIVERSAL SYNC. GENERATOR	
MAIN BOARD	
DATE: 8/20/82	REV: 001
DESIGN FILE: 2740000	REV: 001
SHEET 7 OF 18	

THESE SCHEMATIC DIAGRAMS ARE THE PROPERTY OF NVISION, INC. AND ARE NOT TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. NVISION, INC. IS NOT RESPONSIBLE FOR ANY DAMAGE TO PROPERTY OR PERSONS ARISING FROM THE USE OF THESE SCHEMATIC DIAGRAMS.

LOOP FILTER



NVISION, INC.	
SCHEMATIC DIAGRAM	
UNIVERSAL SYNC GENERATOR	
MAIN BOARD	
REV: 001	DATE: 8/22/82
DESIGNER: J. J. JONES	DATE: 8/22/82
REV: 001	DATE: 8/22/82
DESIGNER: J. J. JONES	DATE: 8/22/82



VISION, INC.

CHEMATIC DIAGRAM

UNIVERSAL SYNC. GENERATOR
IN5000


WATN BOARD

SECTION FILE: 44-38861-1A

VERSION DATE:

1


© 2000 Blackwell Science Ltd *Journal of Internal Medicine* 247: 395–402




INVISION, INC. 47000 217 th , DE FREMONT	SCHEMATIC DIAGRAM MW5000 UNIVERSAL SYNC. GENERATOR		PART EM5002X-00	SHEET 11 OF 18
	MAIN BOARD		SIZE 8	
	DATE: 01/01/82	DESIGN FILE: INSTRUCTION	VERSION DATE:	

THIS SCHEMATIC DIAGRAM IS THE PROPERTY OF NVISION, INC. IT IS TO BE USED ONLY FOR THE PURPOSES FOR WHICH IT WAS DESIGNED AND NO PART OF IT IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT PERMISSION IN WRITING FROM NVISION, INC.


AES ENCODER




SINE WAVE LUT



ADDRESS COUNTER




TERMINAL COUNT DECODE



VISION, INC.
SCHEMATIC DIAGRAM
NV5000
UNIVERSAL SYNC. GENERATOR
MAIN BOARD

DATE: 08/01/02
DESIGNER: J. B. BRYAN
CHECKED: J. B. BRYAN
REVISED: 08/01/02
SHEET 14 OF 18



NVISION, INC.		REV		DRAWING NO.
UNIVERSAL CITY, CALIFORNIA		REV		
SCHEMATIC DIAGRAM		REV		DRAWING NO.
UNIVERSAL SYNC. GENERATOR		REV		
MAIN BOARD		REV		DRAWING NO.
UNIVERSAL SYNC. GENERATOR		REV		

APPENDICES

A TIME BASE ACCURACY REQUIREMENTS FOR VARIOUS STANDARDS AND SYSTEMS.

PAL B, G, & H	subcarrier = $4.433618.75 \pm 5 \text{ Hz} = \pm 1.1277 \text{ ppm}$
PAL I	subcarrier = $4.433618.75 \pm 1 \text{ Hz} = \pm 0.225 \text{ ppm}$
NTSC M	subcarrier = $3.579545 \pm 10 \text{ Hz} = \pm 2.79 \text{ ppm}$
AES/EBU	Grade 1 = $\pm 1.0 \text{ ppm}$

GLOSSARY

AES/EBU	Audio engineering Society/European Broadcast Union
ATR	Commonly used abbreviation for Audio Tape Recorder
Audio	Sound element of a television program, composed of one or more channels of sound, music, and narration
Bi-phase	Data encoding format for serial transmission
Cue audio	Audible information sound track
D1	Component digital (4:2:2) videotape format
D2	Component digital videotape format
DAC	Digital to Analog Convertor
Delta-Sigma	Analog to Digital conversion technique
Duplex	Bi-directional
ECL	Emitter Coupled Logic
FCC	Federal Communications Commission (government agency)
FET	Field Effects Transistor
Fiber	Refers to glass core of fiber optic cable
Fiber Optic	Glass transmission cable used in all modern telecommunications systems
HDTV	Commonly used abbreviation for High Definition Television
HDVS	Commonly used abbreviation for High Definition Video System
Hybrid	Electrical component technology
I/O	Commonly used abbreviation for Input and Out interfaces and/or modules
IC	Commonly used abbreviation for Integrated Circuit
LED	Light Emmitting Diode
Monaural	Single audio channel
MOV	Abbreviation for Metal Oxide Varistors
MUX	Commonly used abbreviation for Multiplexer Board
Nm	Nanometer - metric measurement, refers to frequency of fiber optic spectrum

NTSC	National Television Systems Committee. The standard broadcasts specifications approved by the Federal Communications Commission (FCC) in 1953 for commercial color television in the U.S. Television signal is scanned in 525 lines
Oversampling	Digital sampling technique to increase digital sample rate
PAL	Phase Alternate Lines. European, Asian, and Australian color television standard. An improvement on the NTSC. Television signal is scanned in 625 lines
PROM	Programmable Read Only Memory
PWM	Abbreviation for Pulse Width Modulation
RAM	Abbreviation for Random Access Memory
S/N	Commonly used abbreviation for Signal to Noise ratio.
Simplex	Uni-directional
SMPTE	Society of Motion Picture and Television Engineers
ST type connector	A fiber optic connector
Stereo	A system of sound reproduction for two precisely phased channels of audio
Stereo pair	Left and right channels of stereo audio
STL	Studio Transmitter Link
Switcher	A device which performs simple or complex video transitions, i.e, cuts, dissolves, wipes, keys
Synchronization	The process whereby two machines are controlled by identical time bases
Timecode	Standard for encoding time in hours, minutes, seconds and frames of video
TTL	Transistor, Transistor Logic
VCXO	Voltage Controlled Crystal Oscillator
VDE	Verband Deutscher Electrotechniker
Video	Picture element of a television signal
VTR	Commonly used abbreviation for Video Tape Recorder

INDEX

A

AC 5-3, 5-7, 5-8
Accuracy 4-1
Adjustment 4-1
AES 2-1, 2-2, 2-6, 2-10, 2-11, 4-4
AES/EBU 2-2, 2-4, 2-9, 2-11, 3-1, 3-2, 4-4, 6-1, 6-2, A-1
 Digital audio output 2-4
 Digital audio synchronization 2-2
 Synchronization 2-2
Age 4-1
Aging 4-1
Air flow 3-1
Allen 5-4
Amplifier 6-1
Analog 5-3
Analog video 5-3
Anti-alias 6-2
APPLICATIONS 2-6
Applications 1-1
Asynchronous 2-6
Asynchronous AES switch 2-6
ATOMIC 2-5
Atomic 3-1, 4-2, 4-3
ATOMIC REF 2-5
Atomic reference 2-1, 3-1
Atomic Reference input amplifier 6-1
Atomic Reference LED 2-3
Atomic standard clock 2-11
Attenuate 5-7
Audio 2-1
Audio sample frequency 2-4

B

Backpanel 3-1
Bars 2-2, 2-4
Beam oscillator 2-9
Beam reference 2-2
Black burst 2-1, 2-4, 2-9
BNC 2-1, 2-2, 2-9, 2-10, 3-1, 4-2, 5-3
Boot-strap 5-9
Burst 2-1, 2-2

C

C1 5-7
C2 5-7
C309 5-8
C318 5-8
Cabling 1-1
Calculator 4-3
Calibrate 4-1
Capacitor
 C1 5-7
 C2 5-7
Capacitors 5-7, 5-8
 C309 5-8
 C318 5-8
Cesium 2-2, 2-5, 2-9
Circuit board 5-3
Clamp 5-8
Click free 2-6
Clicks 2-1, 2-2, 2-11
CMOS 2-3, 2-9
Cold 5-9
Color bars 2-1, 2-9
Common reference 2-11
Common reference clock 2-3
Component location 1-1
Composite 4-3
Configuration 1-1
Controls 3-1
Cord 5-3
Coupled inductor 5-8
Crystal oscillator 2-1, 4-1
Current transformer 5-9

D

D1 5-7
D300 5-8
D303 5-8
D307 5-8
D4 5-7
D5 5-8
D6 5-8
DA 3-2
DC 5-7, 5-8
Destination 4-3
Digital audio 2-2, 5-3
Digital audio dub 2-6

Digital Audio reference signals 2-11
 Digital audio sample rate 2-2
 Digital audio sample rates 2-1, 2-6
 Digital audio synchronization 2-1, 2-2
 Digital dub 2-6
 Digital quiet 2-10
 Digital silence 2-2, 2-4

Diode

D1 5-7
 D300 5-8
 D303 5-8
 D4 5-7

Diodes 5-7

Distributed loads 3-2

Dormant 5-9

Drawings 1-1

DTVR 2-1

Dub 2-6

Dubs 2-1

DV1 5-8

DVTR 2-6

E

Electromagnetic Interference 5-7

EM0028-00 2-5

EM5000 2-5. *See also* Main board assembly

EMI 5-7. *See also* Electromagnetic Interference

Environment 2-6

EPROM 6-1, 6-2

Excessive current 5-9

Exchange 4-2, 4-3

External reference 2-10, 4-1

F

Facility 2-1

Factory 4-2, 4-3

Fanout 2-3, 3-2

FCC 5-7

FEATURES 2-2

FET 5-8, 5-9

Q100 5-8, 5-9

Q101 5-8, 5-9

Q102 5-9

Field Effect Transistor 5-8

Filter 4-2, 5-7

Flux 5-8

Format 2-2

Formats 2-5

FR5001-00 1-1, 2-5, 5-1, 5-3. *See also* Frame

Frame 1-1, 2-5, 3-1, 4-1, 5-1, 5-3

Frames 2-2

FREE RUN 2-5

Free Run Frequency 4-1

Free Run LED 2-3

Free run stability 2-10

Frequency 2-2

Frequency counter 4-1, 4-3

Frequency reference 2-1

Front panel 3-1

FS 2-4

Full Scale Digital 2-10

Full scale digital 2-4

Full-wave rectifier 5-8

D300 5-8

D307 5-8

Fuse 5-3, 5-7

G

Gain trim 6-2

Gen-lock 2-1

Generator 4-2

H

Horizontal 4-3

Horizontal line rate 4-3

Human 5-7

I

Impedance 2-3, 2-9, 5-8

In-rush current 5-8

Inductive switching 5-8

Inductor 5-8

L300 5-8

Inductors 5-8

L300 5-8

L304 5-8

Input oscillator 2-2

Input Signals 2-9

Installation 1-1, 3-1

Integrated Circuit

U131 6-2

U137 6-2

U160 6-1

U161 6-2

U173 6-2
U174 6-2
U176 6-2
U267 6-2
U268 6-2
U269 6-2
U270 6-2
U271 6-2
U272 6-2
U329 6-2
U33 6-1
U336 6-2
U35 6-1
U361 6-2
U362 6-2
U378 6-2
U395 6-2
U396 6-2
U412 6-2
U419 6-2
U424 6-2
U429 6-2
U430 6-2
U517 6-2
U518 6-2
U527 6-2
U532 6-2
U533 6-2
U598 6-2
U623 6-2
U624 6-2
U633 6-2
U637 6-2
U639 6-2
U668 6-2
U692 6-1
U708 6-1
U710 6-1
U72 6-2
U721 6-1
U722 6-1
U723 6-1
U737 6-1
U739 6-1
U740 6-1
U761 6-1
U774 6-1
U775 6-1
U776 6-1
U780 6-1
U781 6-1
U790 6-2
U791 6-1, 6-2
U796 6-2
U80 6-2
U81 6-2

Integration 2-11
Interconnect 2-9, 2-10
Interconnect Panel 2-5
Interconnection 1-1
Interconnections 3-2
INTERFACING 3-2
Internal oscillator 4-3
Isolation 2-3

J

J1 5-7
Jitter 4-4
Jumper 5-7
Jumpers 2-4

L

L300 5-8
LED 2-3, 2-4, 2-5, 4-2, 5-3
Lightning 5-8
Line cord 2-3, 3-1
Line filter 4-2, 5-7
Line filter output 5-7
Line voltage 5-3
Load regulation 5-8
LOCK 4-2
Lock 2-3
LOCK LED 2-5
Locked state 4-3
Loop-thru techniques 3-2
Low pass filter 6-1
Lowpass filter 2-3, 6-2

M

Main assembly 5-3
Main board assembly 2-5
MAINTENANCE 4-1
Maintenance 1-1
Male 2-2
Manual 1-1
Master clock 2-5
Master frequency reference 2-1
Master time base 2-1, 2-2, 2-3
Master time base reference 2-1
Math 4-3
Measurement 4-3

M

Metal oxide varistor 5-8
Microprocessor 6-1
Models 2-10
Motherboard 5-3
MOV 5-8. *See also* Metal oxide varistor
Multivibrator 5-9

N

Node 2-1
Noise 5-7
NTSC 2-1, 2-2, 2-3, 2-4, 2-5, 2-6, 2-9, 2-10, 2-11, 4-3, 6-1, 6-2
NTSC Horizontal 4-4
NTSC M A-1
NTSC video 2-9
NV3512 2-6
NV3512 asynchronous AES switch 2-6
NV3512 synchronous AES switch 2-6
NV4448 2-6
NV5000 1-1, 2-1, 2-2, 2-4, 2-5, 2-6, 2-9, 2-10, 2-11, 3-1, 3-2, 4-1, 4-2, 4-4, 5-3, 5-7, 5-8
NV5000 outputs 3-2
NV5000 Universal Sync Generator 1-1, 2-11

O

ON/OFF 2-3
Operations Manual 1-1
Operator 2-1
OPTIONS 2-10
Oscillator 2-1, 2-9, 3-1, 4-1
Oscillators 4-3
Output amplifier 2-3
Output frequency 4-3
Output Signals 2-9
Ovenized crystal oscillator 2-1
Ovenized oscillator 2-2, 2-3, 2-9, 2-10, 4-1

P

PAL 2-1, 2-2, 2-3, 2-4, 2-5, 2-6, 2-9, 2-10, 2-11, 4-2, 4-3, 6-2
PAL B, G, & H A-1
PAL Horizontal 4-4
PAL I A-1
PAL video 2-9

R

Panel 3-1
Front 3-1
Peak voltages 5-7
Phase locked loop 2-3
Plant 2-1, 2-11
Plant integration 2-6
PLL 4-3, 4-4
Plug and play 2-4
Point to point 3-2
Pops 2-1, 2-11
Power 2-2
Power entry 5-3
Power entry module 5-7
Power interface 5-3
POWER LED 4-2
Power Supply 1-1, 4-2
Power supply 2-3, 2-5, 5-3, 5-9
Power Supply Module 5-7
Primary side boot-strap multivibrator circuit 5-9
Programmable gate array 6-1, 6-2
PROM 6-2
PS4001-00 1-1, 2-5, 5-7. *See also* Power Supply; Power Supply Module
Pulse width modulation 5-8
Pulses 4-4
PWM 5-8, 5-9
U1 5-9
U100 5-8, 5-9

Q

Q100 5-8, 5-9
Q101 5-8, 5-9
Q102 5-9
Q665 6-2
Q73 6-2

R

Rack 3-1, 5-3
Rack unit 2-2, 2-5, 2-10, 2-11, 5-3
Radio Frequency Interference 5-7
Range 4-1
Rate converter 2-6
Ratio 4-3
Ration 5-8
Ratios 4-3
RDAT 2-1, 2-6

Reconstruction 6-2
 Reference clock 2-3
 Reference frequency 2-1
 Reference inputs 3-2
 Reference voltage 5-8
 Regulation 5-8
 Replacement 4-2
 Resolution 2-3
 RFI 5-7. *See also* Radio Frequency Interference
 RMS 2-9, 4-3
 RP1 5-8
 RU 5-3
 Rubidium 2-2, 2-5, 2-9

S

Sample rate 2-4, 2-11
 Sample rate converter 2-6
 Sample rates 2-1
 Sample slips 2-1
 Schematics 1-1
 Schottky diodes 5-8
 Scientific 4-3
 SDIF 3-2, 4-3, 6-1
 SDIF-2 2-1, 2-2, 2-6, 2-10, 2-11, 3-1, 4-2, 6-2
 Word Clock 2-1, 2-4, 2-10, 2-11, 4-2, 4-3
 Word clock 2-2, 3-1
 Serial 2-4
 Serviceable parts 4-2
 SG5100 2-10
 SG5200 2-10
 SG5500 2-10
 Shadow switches 2-4
 Shield 5-7
 Shock 4-2, 5-3
 Shutdown 5-9
 Signal format 2-2
 Silence 2-2, 2-4
 Sine 2-3, 2-9
 Slips 2-1
 Soft-start 5-9
 Software 2-5
 Solder-sided shield 5-7
 SPECIFICATIONS 2-9
 Specifications 1-1
 Spikes 5-8

Square 2-3, 2-4, 2-9, 2-10, 5-8
 Stability 2-3, 2-9, 2-10, 2-11
 Sub-carrier 2-2
 Sub-carrier frequency 2-2
 Subcarrier 2-3
 Support 4-2, 4-3
 Switch 5-7
 Switch interconnect motherboard 5-3
 Switches 2-2
 Sync Generator 1-1
 Synchronization 2-2, 2-6
 Synchronize 2-6
 Synchronous 2-6
 Synchronous AES switch 2-6
 Synthesizers 6-1
 System function 1-1

T

T1 5-8, 5-9
 T163 6-2
 T164 6-2
 T165 6-2
 T200 5-8
 Terms 1-1
 Thermal equilibrium 2-3
 Thermistor 5-8
 RP1 5-8
 Time base 2-1, 2-3, 2-6, 2-11
 Time Base Accuracy A-1
 Time base reference 2-6
 TONE 2-4
 Tone 2-2, 2-10
 Tool 4-1
 Top cover shield 5-7
 Topology 5-8, 6-2
 Transformer 5-8, 5-9
 T1 5-8, 5-9
 T163 6-2
 T164 6-2
 T165 6-2
 T200 5-8, 5-9
 Transformer coupled 2-9, 3-2
 Transient Absorption Devices 5-8
 D5 5-8
 D6 5-8
 Transmitter 6-2
 TROUBLESHOOTING 4-2

Troubleshooting 1-1
 TTL 2-4, 2-9, 2-10, 3-2
 TTL logic 2-10
 TTL logic level 6-2

U

U1 5-8
 U100 5-8, 5-9
 U131 6-2
 U137 6-2
 U160 6-1
 U161 6-2
 U173 6-2
 U174 6-2
 U176 6-2
 U267 6-2
 U268 6-2
 U269 6-2
 U270 6-2
 U271 6-2
 U272 6-2
 U329 6-2
 U329 - U336 6-2
 U33 6-1
 U336 6-2
 U35 6-1
 U361 6-2
 U362 6-2
 U378 6-2
 U395 6-2
 U396 6-2
 U412 6-2
 U419 6-2
 U424 6-2
 U429 6-2
 U430 6-2
 U517 6-2
 U518 6-2
 U527 6-2
 U532 6-2
 U533 6-2
 U598 6-2
 U623 6-2
 U624 6-2
 U637 6-2
 U639 6-2

U668 6-2
 U692 6-1
 U708 6-1
 U710 6-1
 U72 6-2
 U721 6-1
 U722 6-1
 U723 6-1
 U737 6-1
 U739 6-1
 U740 6-1
 U761 6-1
 U766 6-1
 U774 6-1
 U775 6-1
 U780 6-1
 U781 6-1
 U790 6-2
 U791 6-1, 6-2
 U796 6-2
 U80 6-2
 U81 6-2
 UL 5-3, 5-7
 Un-locked 4-3
 Universal Sync Generator 1-1, 2-11

V

VAC 5-3, 5-7
 Varistor 5-8
 DV1 5-8
 VCXO 6-2
 VDC 5-7
 VDE 5-7
 Vertical 4-3
 Video 2-1, 2-6
 Video Reference LED 2-3
 Video source 2-6
 Video timing 2-6
 VLSI 6-1
 Voltage doubler 5-7
 Voltage mode outputs 3-2
 VTR 2-1

W

X

W

Word clock 2-1, 2-2

X

XLR 2-1, 2-2, 2-9, 3-1, 5-3